O circuito lógico TTL é um dispositivo TTL que possui quatro portas lógicas AND de duas entradas cada porta. Ele é usado, principalmente, em circuitos. jpg ( × pixels, file size: 15 KB, MIME type: image/jpeg). Open in Media English: chip Date, 14 Circuito integrado Utilice dos CI y un CI Contador decimal Esto se hace iniciando el circuito con cada uno de los seis estados no utilizados mediante las entradas de .

Author: Moogubar Bakree
Country: Sudan
Language: English (Spanish)
Genre: Business
Published (Last): 12 March 2013
Pages: 70
PDF File Size: 16.63 Mb
ePub File Size: 19.85 Mb
ISBN: 171-5-21330-395-5
Downloads: 13218
Price: Free* [*Free Regsitration Required]
Uploader: Gajind

This will SET circiito flip flop. The output of the gate is the negation of the output of the gate. The majority carrier is the hole while the minority carrier is the electron. They are the same. Silicon diodes also have a higher current handling capability. Forward-bias Diode characteristics b.

Circuito integrado 7408

They should be relatively close to each other. The IS level of the germanium diode is approximately times as large as that of the silicon diode. Such divergence is not excessive given the variability of electronic components. Beta did increase with increasing levels of VCE. That measurement which is closest to that of the counter circukto the better measurement. The two values of the output impedance are in far better agreement.


Filejpg – Wikimedia Commons

The smaller the level of R1, the higher the peak value of the gate current. The application of an external electric field of the correct polarity can easily draw this loosely bound electron from its atomic structure for conduction.

Not in preferred firing area. Thus, the smaller the ratio, the more Beta independent is the circuit. For this particular example, the calculated percent deviation circuio well within the permissible range.

It would take four flip-flops. The spacing between curves for a BJT are sufficiently similar to permit the use of a single beta on an approximate basis to represent the device for the dc and ac analysis. While in the former case the voltage peaked to a positive 3. Curcuito the ckrcuito of the reverse-bias potential increases, the capacitance drops rapidly from a level of about 5 pF with no bias.

In addition, the drain current has reversed direction. That is, one with the fewest possible number of impurities.


From Laboratory data, determine the percent deviation using the same procedure as before. Mine ventilation aims at providing fresh air for all working faces at an adequate flow to circuuto an appropriate atmosphere to the miners.


Design parameter Measured value AV min. Log In Sign Up. Computer Exercise PSpice Simulation 1. The network is a lag network, i.

The difference in the experimentally determined propagation delay was 13 nanoseconds compared to a propagation delay of 12 nanoseconds as obtained from the simulation data. Q relative to the input pulse U1A: The difference between the input voltages and the output voltage is caused by the voltage drop through the flip flop. This represents a 1.

Note that the slope of the curves in the forward-biased region is about the same at different levels of diode current. V IN increases linearly from 6 V to 16 V in 0. Both input terminals are held at 5 volts during the experiment. Threshold Voltage VT Fig 3. Possible short-circuit from D-S.

The results agree within 1. Voltage Divider-Bias Network b.

Common-Emitter DC Bias b. Yes Transient Analysis 1.